

4096-BIT BIPOLAR PROM (512 × 8)

82S140 (O.C.)/82S141 (T.S.)

DESCRIPTION

The 82S140 and 82S141 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data manual. The standard 82S140 and 82S141 are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 4 chip enable inputs for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S140 and 82S141 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S140/141, F or N and for the military temperature range (-55°C to +125°C) specify S82S140/141, F, or R.


FEATURES

- **Address access time:**
N82S140/141: 60ns max
S82S140/141: 90ns max
- **Power dissipation:** .17mW/bit typ
- **Input loading:**
N82S140/141: -100µA max
S82S140/141: -150µA max
- **On-chip address decoding**
- **Output options:**
82S140: Open collector
82S141: Tri-state
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Supply voltage	+ 7	Vdc
V _{IN} Input voltage	+ 5.5	Vdc
Output voltage		Vdc
V _{OH} High (82S140)	+ 5.5	
V _O Off-state (82S141)	+ 5.5	
Temperature range		°C
T _A Operating		
N82S140/141	0 to + 75	
S82S140/141	- 55 to + 125	
T _{STG} Storage	- 65 to + 150	

4096-BIT BIPOLAR PROM (512 × 8)

82S140 (O.C.)/82S141 (T.S.)

DC ELECTRICAL CHARACTERISTICS

N82S140/141: $0^{\circ}\text{C} \leq T_A \leq 75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S140/141: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ^{1,2}	N82S140/141			S82S140/141			UNIT
		Min	Typ ⁵	Max	Min	Typ ²	Max	
V_{IL} V_{IH} V_{IC}	Input voltage Low High Clamp	$I_{IN} = -12\text{mA}$						V
V_{OL} V_{OH}	Output voltage Low High (82S141)	$I_{OUT} = 9.6\text{mA}$ $\overline{CE}_1 = \text{Low}, I_{OUT} = -2\text{mA}, \overline{CE}_2 = \text{Low},$ $CE_3 = \text{High}, CE_4 = \text{High}, \text{High stored}$						V
I_{IL} I_{IH}	Input current Low High	$V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$						μA
I_{OLK}	Output current Leakage (82S140)	$\overline{CE}_1 = \text{High}, V_{OUT} = 5.5\text{V}, \overline{CE}_2 = \text{High},$ $CE_3 = \text{Low}, CE_4 = \text{Low}$						μA
I_{OZ}	Hi-Z state (82S141)	$\overline{CE}_1 = \text{High}, V_{OUT} = 0.5\text{V}, \overline{CE}_2 = \text{High},$ $CE_3 = \text{Low}, CE_4 = \text{Low}$						μA
I_{OS}	Short circuit (82S141) ³	$\overline{CE}_1 = \text{High}, V_{OUT} = 5.5\text{V}, \overline{CE}_2 = \text{High},$ $CE_3 = \text{Low}, CE_4 = \text{Low}$ $V_{OUT} = 0\text{V}$						mA
I_{CC}	V_{CC} supply current	$V_{CC} = \text{Max}$						mA
C_{IN} C_{OUT}	Capacitance Input Output	$V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$						pF

AC ELECTRICAL CHARACTERISTICS

$R_1 = 470\Omega, R_2 = 1\text{k}\Omega, C_L = 30\text{pF}$

N82S140/141: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

S82S140/141: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$


PARAMETER	TO	FROM	N82S140/141			S82S140/141			UNIT
			Min	Typ ⁵	Max	Min	Typ ⁵	Max	
T_{AA} ⁴ T_{CE}	Access time Output Output	Address Chip enable		40 20	60 40		40 20	90 50	ns
T_{CD}	Disable time Output	Chip disable		20	40		20	50	ns

NOTES

1. Positive current is defined as into the terminal referenced.
2. All voltages with respect to network ground.
3. Duration of short circuit should not exceed 1 second.

4. Tested at an address cycle time of 1 μsec .
5. Typical values are at $V_{CC} = 5\text{V}, T_A = 25^{\circ}\text{C}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM

