

# EF6810


## 128 x 8-BIT STATIC RANDOM ACCESS MEMORY

The EF6810 is a byte-organized memory designed for use in bus-organized systems. It is fabricated with N-channel silicon-gate technology. For ease of use, the device operates from a single power supply, has compatibility with TTL and DTL, and needs no clocks or refreshing because of static operation.


The memory is compatible with the 6800 Microcomputer Family, providing random storage in byte increments. Memory expansion is provided through multiple Chip Select inputs.

- Organized as 128 Bytes of 8 Bits
- Static Operation
- Bidirectional Three-State Data Input/Output
- Six Chip Select Inputs (Four Active Low, Two Active High)
- Single 5-Volt Power Supply
- TTL Compatible
- Maximum Access Time = 450 ns – EF6810  
360 ns – EF68A10  
250 ns – EF68B10

**EF6810 RANDOM ACCESS MEMORY  
BLOCK DIAGRAM**



**6800 MICROCOMPUTER FAMILY  
BLOCK DIAGRAM**



## MOS


(N-CHANNEL, SILICON-GATE)

## 128 x 8-BIT STATIC RANDOM ACCESS MEMORY


### CASE CB-68



**P SUFFIX  
PLASTIC PACKAGE**




**J SUFFIX  
CERDIP PACKAGE**



**C SUFFIX  
CERAMIC PACKAGE**

### PIN ASSIGNMENT



## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	V
Operating Temperature Range EF6810, EF68A10, EF68B10 EF6810, EF68A10, EF68B10 : V suffix EF6810, EF68A10 : M suffix	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (e.g., either V<sub>SS</sub> or V<sub>CC</sub>).

## THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Ceramic Plastic Cerdip	θ <sub>JA</sub>	60 120 65	°C/W

## POWER CONSIDERATIONS

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

T<sub>A</sub> = Ambient Temperature, °C

θ<sub>JA</sub> = Package Thermal Resistance, Junction-to-Ambient, °C/W

P<sub>D</sub> = P<sub>INT</sub> + P<sub>PORT</sub>

P<sub>INT</sub> = I<sub>CC</sub> × V<sub>CC</sub>, Watts - Chip Internal Power

P<sub>PORT</sub> = Port Power Dissipation, Watts - User Determined

For most applications P<sub>PORT</sub> ≪ P<sub>INT</sub> and can be neglected. P<sub>PORT</sub> may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P<sub>D</sub> and T<sub>J</sub> (if P<sub>PORT</sub> is neglected) is:


$$P_D = K + (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P<sub>D</sub> (at equilibrium) for a known T<sub>A</sub>. Using this value of K the values of P<sub>D</sub> and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

BLOCK DIAGRAM




DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5.0 Vdc ± 5%, V<sub>SS</sub>=0, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub> unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V <sub>IH</sub>	V <sub>SS</sub> + 2.0	V <sub>CC</sub>	V
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 0.8	V
Input Current (A <sub>IN</sub> , R/W, $\overline{CS}_N$ ) (V <sub>IN</sub> =0 to 5.25 V)	I <sub>in</sub>	-	2.5	μA
Output High Voltage (I <sub>OH</sub> = -205 μA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage (I <sub>OL</sub> = 1.6 mA)	V <sub>OL</sub>	-	0.4	V
Output Leakage Current (Three State) (CS = 0.8 V or $\overline{CS}$ = 2.0 V, V <sub>OUT</sub> =0.4 V to 2.4 V)	I <sub>TSI</sub>	-	10	μA
Supply Current (V <sub>CC</sub> =5.25 V, All Other Pins Grounded)	I <sub>CC</sub>	-	80	mA
		1.0 MHz	100	
		1.5, 2.0 MHz		
Input Capacitance (A <sub>IN</sub> , R/W, $\overline{CS}_N$ , $\overline{CS}_N$ ) (V <sub>IN</sub> =0, T <sub>A</sub> =25°C, f=1.0 MHz)	C <sub>in</sub>	-	7.5	pF
Output Capacitance (D <sub>N</sub> ) (V <sub>OUT</sub> =0, T <sub>A</sub> =25°C, f=1.0 MHz, CS <sub>0</sub> =0)	C <sub>out</sub>	-	12.5	pF

2

AC TEST LOAD




\*Includes Jig Capacitance

## AC OPERATING CONDITIONS AND CHARACTERISTICS

READ CYCLE ( $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted.)

Characteristic	Symbol	EF6810		EF68A10		EF68B10		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	$t_{\text{cyc}}(\text{R})$	450	—	360	—	250	—	ns
Access Time	$t_{\text{acc}}$	—	450	—	360	—	250	ns
Address Setup Time	$t_{\text{AS}}$	20	—	20	—	20	—	ns
Address Hold Time	$t_{\text{AH}}$	0	—	0	—	0	—	ns
Data Delay Time (Read)	$t_{\text{DDR}}$	—	230	—	220	—	180	ns
Read to Select Delay Time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns
Data Hold from Address	$t_{\text{DHA}}$	10	—	10	—	10	—	ns
Output Hold Time	$t_{\text{H}}$	10	—	10	—	10	—	ns
Data Hold from Read	$t_{\text{DHR}}$	10	80	10	60	10	60	ns
Read Hold from Chip Select	$t_{\text{RH}}$	0	—	0	—	0	—	ns



## NOTES:


1. Voltage levels shown are  $V_L \leq 0.4 \text{ V}$ ,  $V_H \geq 2.4 \text{ V}$ , unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
3. CS and CS-bar have same timing.

- Don't Care

WRITE CYCLE ( $V_{CC} = 5.0\text{ V} \pm 5\%$ ,  $V_{SS} = 0$ ,  $T_A = T_L$  to  $T_H$  unless otherwise noted.)

Characteristic	Symbol	EF6810		EF68A10		EF68B10		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle Time	$t_{cyc}(W)$	450	—	360	—	250	—	ns
Address Setup Time	$t_{AS}$	20	—	20	—	20	—	ns
Address Hold Time	$t_{AH}$	0	—	0	—	0	—	ns
Chip Select Pulse Width	$t_{CS}$	300	—	250	—	210	—	ns
Write to Chip Select Delay Time	$t_{WCS}$	0	—	0	—	0	—	ns
Data Setup Time (Write)	$t_{DSW}$	190	—	80	—	60	—	ns
Input Hold Time	$t_H$	10	—	10	—	10	—	ns
Write Hold Time from Chip Select	$t_{WH}$	0	—	0	—	0	—	ns



## WRITE CYCLE TIMING



## NOTES:

1. Voltage levels shown are  $V_L \leq 0.4\text{ V}$ ,  $V_H \geq 2.4\text{ V}$ , unless otherwise specified.
2. Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified.
3. CS and CS-bar have same timing.

- Don't Care



ORDERING INFORMATION

DEVICE	EF68A10					C M B/B			Screening level			
	C	J	P	E	FN	L*	V	M	Std	D	G/B	B/B
EF6810 (1.0 MHz)	●	●	●			●	●		●			
	●	●	●					●	●		●	●
	●	●						●	●		●	●
EF68A10 (1.5 MHz)	●	●	●			●	●		●			
	●	●	●					●	●		●	●
	●	●						●	●		●	●
EF68B10 (2.0 MHz)	●	●	●			●	●		●			
	●	●						●	●		●	●

Examples : EF6810C, EF6810CV, EF6810CM, EF6810JM

Package : C : Ceramic DIL, J : Cerdip DIL, P : Plastic DIL, E : LCCC, FN : PLCC.  
 Oper. temp. : L\* : 0°C to +70°C, V : -40°C to +85°C, M : -55°C to +125°C, \* : may be omitted.  
 Screening level : Std : (no-end suffix), D : NFC 96883 level D,  
 G/B : NFC 96883 level G, B/B : NFC 96883 level B and MIL-STD-883C level B.

These specifications are subject to change without notice.  
 Please inquire with our sales offices about the availability of the different packages.