

**1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM**

**DESCRIPTION**

This is a 256-word by 4-bit static RAM fabricated with the silicon-gate CMOS process and designed for low power dissipation and easy application of battery back-up.

The device has two chip-select inputs  $\overline{CS}_1$  and  $CS_2$ . While maintained in the chip non-select state, the device consumes power at the low value of only  $1\mu A$  (max) standby current and accordingly is especially suitable as a memory system for battery-operated applications and for battery back-up.

The device operates on a single 5V supply, as does TTL, and inputs and outputs are directly TTL-compatible and are provided with common I/O terminals.

**FEATURES**

- Access time: 450ns (max)
- Low power dissipation in the standby mode: 5nW/bit (max)
- Single 5V power supply
- Data holding at 2V supply voltage
- No external clock or refreshing operation required
- Both inputs and outputs are directly TTL-compatible
- Outputs are three-state, with OR-tie capability
- Simple memory expansion by chip-select signals
- Input and output data terminals are separate
- Interchangeable with Intel's 5101L-1 in pin configuration and electrical characteristics


**APPLICATION**

- Battery-driven or battery back-up small-capacity memory units

**FUNCTION**

The device provides separate data input and output terminals.

**PIN CONFIGURATION (TOP VIEW)**



**Outline 22P1**

During a write cycle, when a location is designated by address signals  $A_0 \sim A_7$  and signal R/W goes low, the data of the DI inputs at that time is written.


During a read cycle, when a location is designated by address signals  $A_0 \sim A_7$ , and signal R/W goes high, the data of the designated address is available at the DO terminals.

When signal  $\overline{CS}_1$  is high or  $CS_2$  is low, the chip is in the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance state) useful for OR-ties with the output terminals of other chips.

When the signal OD is high, the output is in the floating state, so that OD is used as an input/output select control signal for common input/output operation.

The memory data can be held at a supply voltage of 2V, enabling battery back-up operation during power failure and power-down operation in the standby mode.

**BLOCK DIAGRAM**



**1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM**

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	-0.3 ~ 7	V
V <sub>I</sub>	Input voltage		-0.3 ~ V <sub>CC</sub> + 0.3	V
V <sub>O</sub>	Output voltage		0 ~ V <sub>CC</sub>	V
P <sub>d</sub>	Maximum power dissipation	T <sub>a</sub> = 25°C	700	mW
T <sub>opr</sub>	Operating free-air ambient temperature range		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature range		-40 ~ 125	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub> = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	V
V <sub>SS</sub>	Supply voltage	0	0	0	V
V <sub>IL</sub>	Low-level input voltage	-0.3		0.65	V
V <sub>IH</sub>	High-level input voltage	2.2		V <sub>CC</sub>	V

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage		-0.3		0.65	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1mA			0.4	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA	2.4			V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ 5.5V			±1	μA
I <sub>OZH</sub>	Off-state high-level output current	V <sub>I</sub> (CS <sub>1</sub> ) = 2.2V, V <sub>O</sub> = 2.4V ~ V <sub>CC</sub>			1	μA
I <sub>OZL</sub>	Off-state low-level output current	V <sub>I</sub> (CS <sub>1</sub> ) = 2.2V, V <sub>O</sub> = 0.4V			-1	μA
I <sub>CC1</sub>	Supply current from V <sub>CC</sub>	CS <sub>1</sub> ≤ 0.01V, other inputs = V <sub>CC</sub> , Output open		9	22	mA
I <sub>CC2</sub>	Supply current from V <sub>CC</sub>	CS <sub>1</sub> ≤ 0.01V, other inputs = 2.2V, Output open		13	27	mA
I <sub>CC3</sub>	Supply current from V <sub>CC</sub>	CS <sub>2</sub> ≤ 0.2V			1	μA
C <sub>I</sub>	Input capacitance, all inputs	V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz		4	8	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz		8	12	pF

Note 1: Current flowing into an IC is positive; out is negative.

**TIMING REQUIREMENTS (For Write Cycle)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Alt. symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
t <sub>c</sub> (WR)	Write cycle time	t <sub>WC</sub>	Input pulse V <sub>IH</sub> = 2.2V V <sub>IL</sub> = 0.65V t <sub>r</sub> = t <sub>f</sub> = 20ns Reference level = 1.5V Load = 1TTL, C <sub>L</sub> = 100pF	450			ns
t <sub>w</sub> (WR)	Write pulse width	t <sub>WP</sub>		250			ns
t <sub>SU</sub> (AD)	Address setup time with respect to write pulse	t <sub>AW</sub>		130			ns
t <sub>wr</sub>	Write recovery time	t <sub>WR</sub>		50			ns
t <sub>SU</sub> (OD)	OD setup time with respect to data-in	t <sub>DS</sub>		130			ns
t <sub>SU</sub> (DA)	Data setup time	t <sub>DW</sub>		250			ns
t <sub>H</sub> (DA)	Data hold time	t <sub>DH</sub>		50			ns
t <sub>SU</sub> (CS1)	Chip select setup time	t <sub>CW1</sub>		350			ns
t <sub>SU</sub> (CS2)	Chip select setup time	t <sub>CW2</sub>		350			ns


**SWITCHING CHARACTERISTICS (For Read Cycle)** (T<sub>a</sub> = 0 ~ 70°C, V<sub>CC</sub> = 5V ± 10%, unless without noted)

Symbol	Parameter	Alt. symbol	Test conditions	Limits			Unit
				Min	Typ	Max	
t <sub>O</sub> (RD)	Read cycle time	t <sub>RC</sub>	Input pulse V <sub>IH</sub> = 2.2V V <sub>IL</sub> = 0.65V t <sub>r</sub> = t <sub>f</sub> = 20ns Reference level = 1.5V Load = 1TTL, C <sub>L</sub> = 100pF	450			ns
t <sub>A</sub> (AD)	Address access time	t <sub>A</sub>				450	ns
t <sub>A</sub> (CS1)	Chip select access time	t <sub>CO1</sub>				400	ns
t <sub>A</sub> (CS2)	Chip select access time	t <sub>CO2</sub>				500	ns
t <sub>A</sub> (OD)	OD access time	t <sub>OD</sub>				250	ns
t <sub>FXZ</sub>	Output disable time (note 2)	t <sub>DF</sub>				130	ns
t <sub>DV</sub> (AD)	Data valid time with respect to address	t <sub>OH1</sub>			0		ns

Note 2: t<sub>FXZ</sub> is from CS<sub>1</sub>, CS<sub>2</sub>, or OD, whichever occurs first.


**1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM**

**TIMING DIAGRAMS**  
**Read Cycle**



**4**

**Write Cycle**



Note 3 : Hatching indicates the state is unknown.

4 : Indicates that during this period the data-out is invalid for this definition of  $t_{dv} (AD)$  and is in the floating state for this definition of  $t_{PxZ}$ .



The center line indicates a floating (high-impedance) state.

**1024-BIT (256-WORD BY 4-BIT) CMOS STATIC RAM**

**POWER-DOWN OPERATION**

**Electrical Characteristics** (Ta = 0 ~ 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power-down supply voltage		2			V
V <sub>I(CS)</sub>	Power-down chip select input voltage	2.2 V ≤ V <sub>CC(PD)</sub> ≤ V <sub>CC</sub>	2.2			V
		2 V ≤ V <sub>CC(PD)</sub> ≤ 2.2 V	V <sub>CC(PD)</sub>			V
I <sub>CC(PD)</sub>	Power-down supply current from V <sub>CC</sub>	V <sub>CC</sub> = 2 V, all inputs = 2 V			1	μA

**Timing Requirements** (Ta = 0 ~ 70°C, V<sub>CC</sub> = 5 V ± 10%, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
t <sub>SU(PD)</sub>	Power-down setup time	0			ns
t <sub>R(PD)</sub>	Power-down recovery time	t <sub>C(RD)</sub>			ns

**Timing Diagram**

