

# DRAM

# 1MEG x 1 DRAM NIBBLE MODE

DRAM

## FEATURES

- Industry standard x1 pin-out, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 5mW standby; 175mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 512 cycle refresh distributed across 8ms
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS, and HIDDEN
- Optional Nibble Mode access cycle

## OPTIONS

- Timing
  - 80ns access
  - 100ns access
  - 120ns access
- Packages
  - Plastic DIP
  - Ceramic DIP
  - Plastic ZIP
  - Plastic SOJ

## MARKING

- 8  
-10  
-12

None  
C  
Z  
DJ


## GENERAL DESCRIPTION

The MT4C1025 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (high Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), Q is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.


Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during

## PIN ASSIGNMENT (Top View)


### 20 Pin DIP (PD, CD)



### 20 Pin ZIP (ZB)



### 20 Pin SOJ (DJA)




\*Address not used for RAS ONLY refresh


\*\*TF = Test Function, Vin must be disconnected or between Vss and Vcc for normal operation.

the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS ONLY, CAS-BEFORE-RAS, or HIDDEN refresh) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

NIBBLE MODE operation allows faster sequential serial data operations (READ, WRITE or READ-MODIFY-WRITE) up to 4 bits. The first of 4 bits is accessed in the usual manner with CAS address A9 (nibble MSB) and RAS address A9 (nibble LSB) selecting one of 4 bits within a nibble for initial access. By holding RAS LOW, CAS can be toggled incrementing the nibble address field in modulo 4 fashion with wrap around (see below).



## FUNCTIONAL BLOCK DIAGRAM NIBBLE MODE



### TRUTH TABLE

Function	RAS	CAS	WE	TF	Addresses		
					IR	IC	
Standby	H	H	H	X	X	X	High Impedance
READ	L	L	H	X	ROW	COL	Data Out
WRITE (EARLY-WRITE)	L	L	L	X	ROW	COL	Data In
READ-WRITE	L	L	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
NIBBLE READ	L	H→L→H	H	X	ROW	COL	Valid Data Out, Valid Data Out
NIBBLE WRITE	L	H→L→H	L	X	ROW	COL	Valid Data In, Valid Data In
NIBBLE READ-WRITE	L	H→L→H	H→L→H	X	ROW	COL	Valid Data Out, Valid Data In
RAS ONLY REFRESH	L	H	H	X	ROW	n/a	High Impedance
HIDDEN REFRESH	L→H→L	L	H	X	ROW	COL	Valid Data Out
CAS-BEFORE- RAS REFRESH	H→L	L	H	X	X	X	High Impedance

### ABSOLUTE MAXIMUM RATINGS\*

Voltage on Vcc supply relative to Vss	-1.0V to +7.0V
Operating Temperature, T <sub>A</sub> (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +150°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T<sub>A</sub> ≤ 70°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage, All Inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT any input (0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> ), all other pins not under test = 0 volts)	I <sub>I</sub>	-10	10	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS					
Output High voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

(Notes : 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5.0V ± 10%)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-8	-10	-12		
OPERATING CURRENT ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling: t <sub>RC</sub> = t <sub>RC</sub> (MIN))	I <sub>CC1</sub>	70	60	50	mA	3, 4
OPERATING CURRENT: NIBBLE MODE ( $\overline{RAS}$ = V <sub>IL</sub> , $\overline{CAS}$ = Cycling: t <sub>PC</sub> = t <sub>PC</sub> (MIN))	I <sub>CC2</sub>	70	60	50	mA	3, 4
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>IH</sub> after 8 $\overline{RAS}$ cycles min.)	I <sub>CC3</sub>	3	2	2	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current ( $\overline{RAS}$ = $\overline{CAS}$ = V <sub>CC</sub> - 0.2V after 8 $\overline{RAS}$ cycles min. All other inputs at V <sub>CC</sub> - 0.2V or V <sub>SS</sub> + 0.2V)	I <sub>CC4</sub>	1	1	1	mA	
REFRESH CURRENT: $\overline{RAS}$ ONLY ( $\overline{RAS}$ = Cycling: $\overline{CAS}$ = V <sub>IH</sub> )	I <sub>CC5</sub>	70	60	50	mA	3
REFRESH CURRENT: $\overline{CAS}$ -BEFORE- $\overline{RAS}$ ( $\overline{RAS}$ and $\overline{CAS}$ = Cycling)	I <sub>CC6</sub>	70	60	50	mA	3, 5

## CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A <sub>0</sub> -A <sub>9</sub> , D	C <sub>I1</sub>		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		7	pF	2
Output Capacitance: Q	C <sub>O</sub>		7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ +70°C, V<sub>CC</sub> = 5.0V ± 10%)

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	150		180		220		ns	
READ-MODIFY-WRITE cycle time	<sup>t</sup> RWC	175		210		255		ns	
Access time from $\overline{\text{RAS}}$	<sup>t</sup> RAC		80		100		120	ns	14
Access time from $\overline{\text{CAS}}$	<sup>t</sup> CAC		20		25		30	ns	15
Access time from column address	<sup>t</sup> AA		40		50		60	ns	
Access time from $\overline{\text{CAS}}$ precharge	<sup>t</sup> CPA		45		55		65	ns	
$\overline{\text{RAS}}$ pulse width	<sup>t</sup> RAS	80	10,000	100	10,000	120	10,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>t</sup> RSH	20		25		30		ns	
$\overline{\text{RAS}}$ precharge time	<sup>t</sup> RP	60		80		90		ns	
$\overline{\text{CAS}}$ pulse width	<sup>t</sup> CAS	20	10,000	25	10,000	30	10,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>t</sup> CSH	80		100		120		ns	
$\overline{\text{CAS}}$ precharge time	<sup>t</sup> CPN	10		10		20		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<sup>t</sup> RCD	20	60	10	75	15	90	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<sup>t</sup> CRP	5		10		15		ns	
Row address set-up time	<sup>t</sup> ASR	0		0		0		ns	
Row address hold time	<sup>t</sup> RAH	10		15		20		ns	
$\overline{\text{RAS}}$ to column address delay time	<sup>t</sup> RAD	15	40	20	50	15	60	ns	18
Column address set-up time	<sup>t</sup> ASC	0		0		0		ns	
Column address hold time	<sup>t</sup> CAH	15		20		25		ns	
Column address hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> AR	60		75		110		ns	
Column address to $\overline{\text{RAS}}$ lead time	<sup>t</sup> RAL	40		50		60		ns	
Read command set-up time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in low-Z	<sup>t</sup> CLZ	0		0		0		ns	
Output buffer turn-off delay	<sup>t</sup> OFF	0	20	0	20	0	25	ns	20
$\overline{\text{WE}}$ command set-up time	<sup>t</sup> WCS	0		0		0		ns	21
Write command hold time	<sup>t</sup> WCH	15		20		25		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> WCR	60		75		80		ns	
Write command pulse width	<sup>t</sup> WP	15		20		25		ns	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ ,  $V_{cc} = 5.0\text{V} \pm 10\%$ )

A.C. CHARACTERISTICS		-8		-10		-12		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Write command to $\overline{\text{RAS}}$ lead time	${}^t\text{RWL}$	20		25		30		ns	
Write command to $\overline{\text{CAS}}$ lead time	${}^t\text{CWL}$	20		25		30		ns	
Data-in set-up time	${}^t\text{DS}$	0		0		0		ns	22
Data-in hold time	${}^t\text{DH}$	15		20		20		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$ )	${}^t\text{DHR}$	60		75		110		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	${}^t\text{RWD}$	80		100		120		ns	21
Column address to $\overline{\text{WE}}$ delay time	${}^t\text{AWD}$	40		50		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	${}^t\text{CWD}$	20		25		35		ns	21
Transition time (rise or fall)	${}^t\text{T}$	3	50	3	50	3	50	ns	9, 10
Refresh Period (512 cycles)	${}^t\text{REF}$		8		8		8	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge time	${}^t\text{RPC}$	0		0		0		ns	
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	${}^t\text{CSR}$	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ refresh)	${}^t\text{CHR}$	30		30		30		ns	5
$\overline{\text{RAS}}$ pulse width (NIBBLE MODE)	${}^t\text{RASN}$	80	100,000	100	100,000	120	100,000	ns	
$\overline{\text{CAS}}$ precharge time (NIBBLE MODE)	${}^t\text{NCP}$	10		10		15		ns	
NIBBLE MODE cycle time	${}^t\text{NC}$	40		45		55		ns	
NIBBLE MODE READ-MODIFY-WRITE cycle time	${}^t\text{NRWC}$	65		75		85		ns	
NIBBLE MODE access time	${}^t\text{NCAC}$		20		20		35	ns	15
NIBBLE MODE pulse width	${}^t\text{NCAS}$	20		25		35		ns	
NIBBLE MODE $\overline{\text{CAS}}$ precharge time	${}^t\text{NCP}$	10		10		10		ns	
NIBBLE MODE $\overline{\text{RAS}}$ hold time	${}^t\text{NRSH}$	20		25		30		ns	
NIBBLE MODE $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	${}^t\text{NCWD}$	20		25		35		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{RAS}}$ lead time	${}^t\text{NRWL}$	20		25		30		ns	
NIBBLE MODE $\overline{\text{WE}}$ command to $\overline{\text{CAS}}$ lead time	${}^t\text{NCWL}$	20		25		30		ns	


## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled. Capacitance is calculated from the equation  $C = \frac{I\Delta t}{\Delta V}$  with  $\Delta V = 3V$  and  $V_{CC} = 5V$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \leq T_A \leq 70^{\circ}C$ ) is assured.
7. An initial pause of  $100\mu s$  is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is assured. The 8  $\overline{RAS}$  cycle wake-up should be repeated any time the 8ms refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5ns$ .
9.  $V_{IH\ min}$  and  $V_{IL\ max}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{CAS} = V_{IH}$ , data output is high impedance.
12. If  $\overline{CAS} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to 2 TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD\ (max)}$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD\ (max)}$ .
16. If  $\overline{CAS}$  is LOW at the falling edge of  $\overline{RAS}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer,  $\overline{CAS}$  must be pulsed HIGH for  $t_{CPN}$ .
17. Operation within the  $t_{RCD\ (max)}$  limit ensures that  $t_{RAC\ (max)}$  can be met.  $t_{RCD\ (max)}$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD\ (max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD\ (max)}$  limit ensures that  $t_{RCD\ (max)}$  can be met.  $t_{RAD\ (max)}$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD\ (max)}$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF\ (max)}$  defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If  $t_{WCS} \geq t_{WCS\ (min)}$ , the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{RWD} \geq t_{RWD\ (min)}$ ,  $t_{AWD} \geq t_{AWD\ (min)}$  and  $t_{CWD} \geq t_{CWD\ (min)}$ , the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out (at access time and until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.
22. These parameters are referenced to  $\overline{CAS}$  leading edge in early WRITE cycles and  $\overline{WE}$  leading edge in late WRITE or READ-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case  $\overline{WE} = LOW$ .

READ CYCLE




EARLY-WRITE CYCLE






 DON'T CARE  
 UNDEFINED

**READ-WRITE CYCLE**  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)



**NIBBLE MODE READ CYCLE**




 DON'T CARE  
 UNDEFINED


DRAM





**NIBBLE MODE EARLY-WRITE CYCLE**




**NIBBLE MODE READ-WRITE CYCLE  
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)**




 DON'T CARE  
 UNDEFINED


**RAS ONLY REFRESH CYCLE**  
 (ADDR = A<sub>0</sub> - A<sub>8</sub>; A<sub>9</sub> and WE = DON'T CARE.)





**CAS-BEFORE-RAS REFRESH CYCLE**  
 (A<sub>0</sub> - A<sub>9</sub> and WE = DON'T CARE)



**HIDDEN REFRESH CYCLE**  
 (WE = HIGH)<sup>23</sup>



 DON'T CARE  
 UNDEFINED