

DESCRIPTION


The 2680 incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The 2680 must be refreshed every 2ms. This can be accomplished by performing a read cycle at each of the 64 row addresses (A₀-A₅). The chip select input can be either high or low for refresh.


The 2680 has been designed with minimum production costs as a prime criterion. It is fabricated using n-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The 2680 uses a single transistor cell to minimize the device area. The single device cell, along with unique design features in the on-chip peripheral circuits, yields a high performance and low cost memory device.

TRI-STATE

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
T _A	Temperature range	°C
T _{STG}	Operating under bias	
P _D	Storage	-65 to 150
	Power dissipation	1.25
	All input or output voltages with respect to the most negative supply voltage, V _{BB}	20 to -0.3
	Supply voltages V _{DD} , V _{CC} , and V _{SS} with respect to V _{BB}	20 to -0.3
		V

RECOMMENDED OPERATING CONDITIONS

PARAMETER	LIMITS			UNIT
	Min	Typ	Max	
Supply voltage				V
V _{CC}	4.75	5	5.25	
V _{DD}	11.4	12	12.6	
V _{SS}		0		
V _{BB}	-4.5	-5	-5.5	

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C unless otherwise specified

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ ²	Max	
V _{IL} V _{IH} V _{ILC} V _{IHC}	Input voltage Low High CE low CE high	-1.0 2.4 -1.0 V _{DD} - 1		0.6 V _{CC} + 1 1.0 V _{DD} + 1	V
V _{OL} V _{OH}	Output voltage Low High	0.0 2.4		0.45 V _{CC}	V
I _{ILC} I _{LI}	Input load current CE All inputs except CE	V _{IN} = 0 min to V _{IHC} max V _{IN} = 0 min to V _{IH} max, CE = V _{ILC} or V _{IHC}	.01 .01	2 10	μA
I _{LO}	Output leakage current high impedance state	CE = V _{ILC} or $\overline{\text{CS}} = V_{IH}$, V _O = OV to 5.25V	.01	10	μA
I _{DD1} I _{DD2}	Supply current (V _{DD}) During CE off ³ During CE on	CE = -1V to 6V CE = V _{IHC} , $\overline{\text{CS}} = V_{IL}$	50	200 60	μA mA
I _{DDAV1}	Average V _{DD} current	Cycle time = 400ns, $\overline{\text{CS}} = V_{IL}$, t _{CE} = 230ns, T _A = 25°C	35	54	mA
I _{CC1} I _{BB}	Supply current V _{CC} ⁴ V _{BB}	CE = V _{ILC} or $\overline{\text{CS}} = V_{IH}$.01 5	10 100	μA
C _{AD} C _{CE} C _{IN} C _{OUT}	Capacitance ⁵ Address, CS CE Input and $\overline{\text{WE}}$ Output	V _{IN} = V _{SS} V _{IN} = V _{SS} V _{IN} = V _{SS} V _{OUT} = OV	4 13 5 4	6 25 10 7	pF



AC ELECTRICAL CHARACTERISTICS Over recommended supply voltage range,
 $T_A = 0^\circ\text{C}$ to 70°C , $t_r = 20\text{ns}$, $C_L = 50\text{pF}$,
 Load = 1 TTL gate, $t_{\text{ACC}} = t_{\text{AC}} + t_{\text{CO}} + 1t_r$

PARAMETER	TO	FROM	2680			2680-1			2680-2			UNIT
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t_{REF} READ, WRITE, AND READ MODIFY/ WRITE CYCLE Time between refresh					2			2			1	ms
t_{AC} t_{AH} Setup and hold time Setup time Hold time	CE Address	Address CE	0 100			0 100			10 100			ns
t_{CC} t_r t_{CF} CE off time CE transition time CE high impedance state		Output CE off	130 10 0		40	130 10 0		40	380 10 0		40	ns ns ns
t_{CY} t_{CE} t_{CO} t_{ACC} t_{WL} t_{WC} READ CYCLE Cycle time CE on time CE output delay time Access time WE CE on		Output WE CE on	400 230		4000 180 200	470 300		4000 250 270	800 380		4000 350	ns ns ns ns ns ns
t_{CY} t_{CE} t_w t_{CW} WRITE CYCLE Cycle time CE on time		CE off WE CE	400 230 150 150		4000	470 300 150 150		4000	800 380 200 150		4000	ns ns ns ns
t_{DW} t_{DH} Setup and hold time Setup time ⁶ Hold time		WE D _{IN} CE	0 0			0 0			0 0			ns
t_{WP} Pulse width WE			50			50			100			ns
t_{RWC} t_{CRW} t_w t_{WC} READ, MODIFY, WRITE CYCLE Cycle time CE width during cycle		CE off CE on	520 350		4000	590 420		4000	960 540 200 0		4000	ns ns ns ns
t_{DW} t_{DH} Setup and hold time Setup time Hold time		WE D _{IN} CE	0 0			0 0			0 0			ns
t_{WP} Pulse width WE			50			50			100			ns
t_{CO} t_{ACC} Delay time Access time	Output	CE			180 200			250 270			320 350	ns ns


NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Typical values are for $T_A = 25^\circ\text{C}$ and typical power supply voltages.
- The I_{DD} and I_{CC} currents flow to V_{SS} . The I_{BB} current is the sum of all leakage currents.
- During CE on V_{CC} supply current is dependent on output loading V_{CC} is connected to output buffer only.
- Capacitance measured with Boonton Meter or effective capacitance calculated from the equation with the current equal to a constant 20mA.
- If WE is low before CE goes high then D_{IN} must be valid when CE goes high.
- The only requirement for the sequence of applying voltage to the device is that V_{DD} , V_{CC} , and V_{SS} should never be .3V more negative than V_{BB} .

TIMING DIAGRAMS



TIMING DIAGRAMS (Cont'd)



NOTES

- A. For Refresh cycle row and column addresses must be stable before t_{AC} and remain stable for entire t_{AH} period.
- B. V_{IL} max is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN} .
- C. V_{IH} min is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN} .
- D. $V_{SS} + 2.0V$ is the reference level for measuring timing of CE.
- E. $V_{DD} - 2V$ is the reference level for measuring timing of CE.
- F. $V_{SS} + 2.4V$ is the reference level for measuring the timing of D_{OUT} .

MOS MEMORY