

## features

- Low power dissipation
- Full decode
- Access time — 320 nsec max
- Cycle time — 640 nsec max
- High output-current capability (2 mA typ)
- Low-threshold technology
- 24-pin plastic package

## description

The TMS 4020 NC is a 1024-word by 2-bit random-access memory, constructed on a single chip, with MOS P-channel enhancement-mode transistors. The device has two 1024-bit storage arrays with a 10-bit address decode common to both. There are four input chip selects — two for each array.

The address decode as well as the memory arrays are implemented with dynamic circuitry, thus enabling low power dissipation. Data stored in memory is nondestructively read. Refreshing of stored data is required every two milliseconds and refreshing the entire 2048 bits is accomplished with 16 Read cycles.

The outputs of the device are open ended, allowing several circuits to be wired-OR. The information read from the array is opposite in polarity to the write input.

The TMS 4020 NC is fabricated with a thick-oxide, low-threshold, self-aligned gate process.

## logic definition

Positive logic is assumed.

- LOGICAL 1 = most positive voltage
- LOGICAL 0 = most negative voltage

## operation

The Precharge Cycle  $\phi_1$  is used to set up the dynamic decode logic for address selection, which occurs during Generate Time  $\phi_2$ .

During the Generate Time  $\phi_2$  the address decode is propagated and the memory arrays are precharged. With the return of  $\phi_2$  to the most positive voltage, the propagation of selected X-rows (1 of 16) of both arrays is initiated. The information in the two bits selected by the Y decode is then available at the output in 100 nsec.


If a Read cycle is required, the data can be sampled at this time. An additional 100 nsec is required in the cycle to assure the completion of the refresh cycle. If a Write cycle is required, the Write strobe should be initiated 130 nsec after the termination of the Generate  $\phi_2$  signal concurrent with the new information being written. The remaining positions in the X-row (not being written into) will complete the refresh cycle.

All X-rows not read during a 2-msec period should be refreshed via Read cycle to assure the integrity of the data.

# TMS 4020 NC

## 2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram and pin configuration



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage $V_{DD}$ and $V_{SS}$ range (See Note 1)	-24 V to 0.3 V
Clock input voltage range (See Note 1)	-24 V to 0.3 V
Data input voltage range (See Note 1)	-24 V to 0.3 V
Operating free-air temperature range	-25°C to 70°C
Storage temperature range	-25°C to 150°C

NOTE 1: These voltage values are with respect to  $V_{SUB}$  (substrate).

# TMS 4020 NC

## 2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions (see note 2)

PARAMETER	MIN	NOM	MAX	UNITS
Operating Voltage				
Substrate Voltage $V_{SUB}$	1.5	2.0	2.5	V
Drain supply $V_{DD}$	-17	-16	-15	V
Logic Levels				
Input HIGH level $V_{IH}$	-1.5	0	+0.3	V
Input LOW level $V_{IL}$	-17	-16	-15	V
Clock Voltage Levels				
Clock HIGH level $V_{\phi H}$	-1.0	0	+0.3	V
Clock LOW level $V_{\phi L}$	-17	-16	-15	V
Pulse Timing				
Pulse transition $t_r, t_\phi$			1000	ns
Clock pulse width of $\phi_1$ $PW_1$	90			ns
Clock pulse width $\phi_2$ $PW_2$	170			ns
Clock delay from $\phi_1$ to $\phi_2$ $P_{d1}$	0			ns
Clock delay from $\phi_2$ to $\phi_1$ $P_{d2}$ (Read and Refresh)	200			ns
Clock delay from $\phi_2$ to $\phi_1$ $P_{d2}$ (Write)	310			ns
Address set-up time $P_{AS}$	0			ns
Address hold time $P_{AH}$	0			ns
$\phi_2$ -to-write pulse delay time $P_{dW}$	130			ns
Write pulse width $P_{WW}$	150			ns
Pulse Spacing				
Data set-up time $P_{DS}$	10			ns
Data hold time $P_{DH}$	10			ns
Chip select set-up time $P_{CS}$	0			ns
Chip select hold time $P_{CH}$	0			ns
Cycle time (Read and Refresh)	530			ns
Cycle time (Write)	640			ns
Strobe data width $P_0$	100			ns
Refreshing Time $P_{REF}$			2	ms

NOTE 2: These voltage values are with respect to  $V_{SS}$ .

static electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output High Current					
$I_{OS(H)}$ Sense	Load = 100 $\Omega$	1.2	2.0		mA
Output Leakage Current $I_{L(out)}$	$V_{OUT} = -16$ V			1	$\mu$ A
Input (Load) Current $I_{L(in)}$	$V_{IN} = -16$ V			1	$\mu$ A
Substrate Leakage Current $I_{SUB}$	$V_{SUB} = +2$ V			100	$\mu$ A
Supply Current $I_{DD}$					
During $PW_1$			15	20	mA
During $PW_2$			26	34	mA
During $P_{d2}$			1.5	2	mA
Average Supply Current $I_{DD(AV)}$			13	18	mA


# TMS 4020 NC

## 2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

dynamic electrical characteristics (under nominal operating conditions from 0°C to +70°C unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
End of $\phi_2$ to output delay $P_{d0}$	LOAD = 100 $\Omega$		70	100	ns
Address to output access time $P_{ACC1}$	I <sub>OS</sub> (HIGH) = 0.8 mA min		290	320	ns
$\phi_1$ to output access time $P_{ACC2}$	I <sub>OS</sub> (LOW) = 0.2 mA min		410	440	ns
Address Capacitance					
A <sub>0</sub> through A <sub>3</sub>	F = 1 MHz at 25°C, V <sub>AF</sub> = V <sub>SS</sub>		8	11	pF
A <sub>4</sub> through A <sub>8</sub>			6	8	pF
A <sub>9</sub>			4	6	pF
Clock Capacitance					
$\phi_1$	F = 1 MHz, V <sub><math>\phi</math></sub> = V <sub>SS</sub> at 25°C		18	22	pF
$\phi_2$			30	38	pF
Read/Write Capacitance					
Chips selected	F = 1 MHz, V <sub>R/W</sub> = V <sub>SS</sub> at 25°C		27	33	pF
Chips not selected			15	20	pF
Data Input Capacitance					
Chips selected	F = 1 MHz, V <sub>in</sub> = V <sub>SS</sub> at 25°C		20	25	pF
Chips not selected			5	7	pF
Data Output Capacitance					
Chips selected	F = 1 MHz, V <sub>out</sub> = V <sub>SS</sub> at 25°C		8	12	pF
Chips not selected			3	5	pF


### TTL interface



# TMS 4020 NC

## 2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing diagram and voltage waveforms




# TMS 4020 NC

## 2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

### mechanical data

The TMS 4020 NC is mounted in a 24-pin plastic dual-in-line package, designed for insertion in mounting-hole rows on 0.600-inch centers. (See MOS/LSI packaging section.)

### pin configuration



PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	A <sub>6</sub>	13	A <sub>1</sub>
2	A <sub>5</sub>	14	A <sub>0</sub>
3	A <sub>4</sub>	15	φ <sub>2</sub>
4	$\overline{\text{IN}}_1$	16	C/S <sub>2</sub>
5	OUT <sub>1</sub>	17	C/S <sub>2</sub>
6	C/S <sub>1</sub>	18	R/W
7	C/S <sub>1</sub>	19	OUT <sub>2</sub>
8	φ <sub>1</sub>	20	$\overline{\text{IN}}_2$
9	A <sub>3</sub>	21	A <sub>9</sub>
10	A <sub>2</sub>	22	A <sub>8</sub>
11	V <sub>SUB</sub>	23	A <sub>7</sub>
12	V <sub>DD</sub>	24	V <sub>SS</sub>