

features

- Low power dissipation
- Full decode
- Access time – 280 nsec max
- Cycle time – 640 nsec max
- High output-current capability (2 mA typ)
- Low-threshold technology
- 24-pin plastic package

description

The TMS 4025 NC is a 1024-word by 2-bit random-access memory, constructed on a single chip, with MOS P-channel enhancement-mode transistors. The device has two 1024-bit storage arrays with a 10-bit address decode common to both. There are two input chip selects – one for each array.

The address decode as well as the memory arrays are implemented with dynamic circuitry, thus enabling low power dissipation. Data stored in memory is nondestructively read. Refreshing of stored data is required every two milliseconds and refreshing the entire 2048 bits is accomplished with 16 Read cycles.

The outputs of the device are open ended, allowing several circuits to be wired-OR. The information read from the array is opposite in polarity to the write input.

The TMS 4025 NC is fabricated with a thick-oxide, low-threshold, self-aligned gate process.

logic definition

Positive logic is assumed.

- LOGICAL 1 = most positive voltage
- LOGICAL 0 = most negative voltage

operation

The Precharge Cycle ϕ_1 is used to set up the dynamic decode logic for address selection, which occurs during Generate Time ϕ_2 .


During the Generate Time ϕ_2 the address decode is propagated and the memory arrays are precharged. With the return of ϕ_2 to the most positive voltage, the propagation of selected X-rows (1 of 16) of both arrays is initiated. During the Read/Write time ϕ_3 the information in the two bits selected by the Y decode is then available at the output in 60 nsec.

If a Read cycle is required, the data can be sampled at this time. An additional 180 nsec is required in the cycle to assure the completion of the refresh cycle. If a Write cycle is required, the Write strobe should be initiated 90 nsec after the ϕ_3 signal concurrent with the new information being written. The remaining positions in the X-row (not being written into) will complete the refresh cycle.

All X-rows not read during a 2-msec period should be refreshed via Read cycle to assure the integrity of the data.

TMS 4025 NC 2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

functional block diagram and pin configuration



TMS 4025 NC

2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage V_{DD} and V_{SS} range (See Note 1)	–24 V to 0.3 V
Clock input voltage range (See Note 1)	–24 V to 0.3 V
Data input voltage range (See Note 1)	–24 V to 0.3 V
Operating free-air temperature range	–25°C to 70°C
Storage temperature range	–25°C to 150°C

NOTE 1: These voltage values are with respect to V_{SUB} (Substrate).

TMS 4025 NC

2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

recommended operating conditions (see note 2)

PARAMETER	MIN	NOM	MAX	UNITS
Operating Voltage	1.5	2.0	2.5	V
Substrate Voltage V_{SUB}	-17	-16	-15	V
Drain supply V_{DD}				
Logic Levels				
Input HIGH level V_{IH}	-1.5	0	+0.3	V
Input LOW level V_{IL}	-17	-16	-15	V
Clock Voltage Levels				
Clock HIGH level $V_{\phi H}$	-1.0	0	+0.3	V
Clock LOW level $V_{\phi L}$	-17	-16	-15	V
Pulse Timing				
Pulse transition t_r, t_ϕ			1000	ns
Clock pulse width of ϕ_1 PW_1	90			ns
Clock pulse width of ϕ_2 PW_2	170			ns
Clock pulse width of ϕ_3 PW_3				
(READ and REF)	220			ns
(WRITE)	280			ns
Clock delay from ϕ_1 to ϕ_2 P_{d1}	0			ns
Clock delay from ϕ_2 to ϕ_3 P_{d2}	0			ns
Clock delay from ϕ_3 to ϕ_1 P_{d3}	0			ns
Address set-up time P_{AS}	0			ns
Address hold time P_{AH}	0			ns
ϕ_3 -to-write pulse delay time P_{dW}	90			ns
Write pulse width P_{WW}	150			ns
Pulse Spacing				
Data set-up time P_{DS}	10			ns
Data hold time F_{DH}	10			ns
Chip select set-up time P_{CS}	0			ns
Chip select hold time P_{CH}	0			ns
Cycle time (Read and Refresh)	580			ns
Cycle time (Write)	640			ns
Strobe data width P_0	150			ns
Refreshing Time P_{REF}			2	msec

NOTE 2: These voltage values are with respect to V_{SS} .

static electrical characteristics (under nominal operating conditions at 25°C unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output High Current					
Sense $I_{OS(H)}$	Load = 100 Ω	1.2	2.0		mA
Output Leakage Current $I_{L(OUT)}$	$V_{OUT} = -16$ V			1	μ A
Input (Load) Current $i_{L(IN)}$	$V_{IN} = -16$ V			1	μ A
Substrate Leakage Current I_{SUB}	$V_{SUB} = +2$ V			100	μ A
Supply Current I_{DD}					
during PW_1			3	5	mA
during PW_2			6	9	mA
during PW_3			2.5	4	mA
Average Supply Current $I_{DD(AV)}$			3.5	6	mA


TMS 4025 NC

2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

dynamic electrical characteristics (under nominal operating conditions from 0°C to 70°C unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
End of ϕ_2 to output delay P_{d0}	Load = 100 Ω		45	60	ns
Address-to-output access time P_{ACC1}	$I_{OS(HIGH)} = 0.8$ mA min,		265	280	ns
ϕ_1 -to-output access time P_{ACC2}	$I_{OS(LOW)} = 0.2$ mA min		385	400	ns
Address Capacitance					
A_0 through A_3	F = 1 MHz at 25°C,		8	11	pF
A_4 through A_8	$V_A = V_{SS}$		6	8	pF
A_9			4	6	pF
Clock capacitance ϕ_1			18	22	pF
Clock capacitance ϕ_2	F = 1 MHz, $V_\phi = V_{SS}$ at 25°C		30	38	pF
Clock capacitance ϕ_3			35	42	pF
Read/Write Capacitance					
Chips selected	F = 1 MHz,		27	33	pF
Chips not selected	$V_{R/W} = V_{SS}$ at 25°C		15	20	pF
Data Input Capacitance					
Chips selected	F = 1 MHz,		20	25	pF
Chips not selected	$V_{in} = V_{SS}$ at 25°C		5	7	pF
Data Output Capacitance					
Chips selected	F = 1 MHz,		8	12	pF
Chips not selected	$V_{out} = V_{SS}$ at 25°C		3	5	pF


TTL interface



TMS 4025 NC

2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

timing diagram and voltage waveforms



mechanical data


The TMS 4025 NC is mounted in a 24-pin plastic dual-in-line package, designed for insertion in mounting-hole rows on 0.600-inch centers. (See MOS/LSI packaging section.)

— continued

TMS 4025 NC

2048-BIT DYNAMIC RANDOM-ACCESS MEMORY

mechanical data (continued)



PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	A ₆	13	A ₁
2	A ₅	14	A ₀
3	A ₄	15	ϕ_2
4	\overline{IN}_1	16	NC
5	ϕ_3	17	C/S ₂
6	OUT ₁	18	R/W
7	C/S ₁	19	OUT ₂
8	ϕ_1	20	\overline{IN}_2
9	A ₃	21	A ₉
10	A ₂	22	A ₈
11	V _{SUB}	23	A ₇
12	V _{DD}	24	V _{SS}